The hardware and software that turns an IBM mainframe Base Sysplex system into a Parallel Sysplex. It is made up of special microcode built into the machine, and the CFCC operating system (Coupling Facility Control Code). It can be implemented as a stand-alone machine, in an LPAR logical partition or in a spare processor that becomes an Internal Coupling Facility (ICF).